Abstract-In this paper, we present a multiphysics approach for the simulation of high-power RF and microwave transistors, in which electromagnetic, thermal, and nonlinear transistor models are linked together within a harmonic-balance circuit simulator. This approach is used to analyze a laterally diffused metal-oxide-semiconductor (LDMOS) transistor that has a total gate width of 102 mm and operates at 2.14 GHz. The transistor die is placed in a metal-ceramic package, with bond-wire arrays connecting the die to the package leads. The effects of three different gate bond-pad layouts on the transistor efficiency are studied. Through plots of the spatial distributions of the drain efficiency and the time-domain currents and voltages across the die, we reveal for the first time unique interactions between the electromagnetic effects of the layout and the microwave behavior of the large-die LDMOS power field-effect transistor.
I. INTRODUCTION

P
OWER transistors for wireless infrastructure applications have become increasingly complex over the past two decades, from a single die mounted in the package to sophisticated multichip modules, as shown in Fig. 1 . Modern high-power devices have total gate widths of several hundred millimeters, achieved by connecting many gate fingers in parallel. The packaged transistors are further complicated by in-package matching networks, comprising several bond-wire arrays connecting metal-oxide semiconductor (MOS) capacitors, and other passive circuit elements, to create the matching Market demands for increased power and efficiency show no sign of abating, and more circuit functions are expected to be integrated within the package. The complexity of the design and construction of high-power microwave transistors continues to increase.
In spite of this increasing complexity of the power transistor device, the compact models that are provided by the device manufacturer are often simplified, reducing the arrays of bond wires and capacitors to a few lumped components, and ignoring distributed effects. This has the benefit of reducing the model to only a few essential ports, simplifying the model extraction and speeding up the circuit simulation [1] - [5] . Apart from a few notable exceptions [1] , [6] - [13] , the internal operation of the packaged transistor is described only coarsely, and the voltages and currents are only available at a few nodes of interest, effectively obscuring the detailed internal operation of the packaged device. Due to this low number of internal nodes, we are limited in our ability to explain poor performance scaling [7] , [14] , as well as observed temperature distributions that are dependent on frequency, power, and load termination [6] .
Fully coupled multiphysics approaches to modeling transistors, where the governing equations are all solved simultaneously, have been developed by a number of researchers [15] - [17] . While undoubtedly valuable for physically small, high-frequency transistors, the physical scale and consequent computational expense prohibit these approaches for 0018-9480/$31.00 © 2012 IEEE high-power microwave transistors. To overcome the computational expense, "weakly coupled" approaches have been defined where electromagnetic simulation results (through -parameters), thermal models (through a thermal impedance matrix), and nonlinear electrothermal transistor models are coupled in the netlist of a circuit simulator. This provides a comprehensive description of the transistor for computationally efficient simulation [6] - [8] , [12] , [18] .
Weakly coupled approaches for distributed multiphysics modeling are not without their own expense. For example, schematic representations can become unwieldy, model evaluation can suffer from long simulation time, and data processing can be intense. With the availability of cluster computing, it is possible to simulate circuits containing hundreds of nonlinear transistors, connected to fully distributed matching networks and their interconnections to distributed thermal models. Using this approach, the voltages and currents at all nodes of interest within the packaged device are available, and they can be interrogated to develop a better understanding of its internal operation.
In this paper, we present a multiphysics methodology that combines electromagnetic and thermal simulations with nonlinear electrothermal transistor models in harmonic-balance circuit simulations. In Section II, we present the methods by which we develop the constituent models. We also introduce an experiment where the simulation methodology and models are used to explain performance changes exhibited for three different packaged 102-mm LDMOS transistors where modifications have been made to the layout of the gate bond-pad metallization. In Section III, we present a comparison of measured and simulated temperature distributions and large-signal performance. In Sections IV and V, we present for the first time the visualization of the spatially distributed drain efficiency and time-domain voltages and currents across an electrically large die. As will be shown, these visualization methods provide unique insights into the operation of high-power microwave packaged transistors, which can be very beneficial in the development of future designs. Finally, we conclude this paper in Section VI.
II. MODEL DEVELOPMENT
The packaged LDMOS transistor we examined is illustrated in Fig. 2 . This device has 204 individual gates, each having a 500-m unit gate width. The individual transistors are fed in pairs, with two gates attached to the metallization that connects to the gate bond-pad. The individual drains are connected together in a similar way. On the outer edges of the die, only one individual transistor gate is connected to the gate bond-pad. Of the 204 gates, six pairs are not connected to the gate and drain bondpads. These nonfunctioning "dead" fingers were relics of a separate experiment where the output power of the transistor could be tailored with only minor metallization changes. As will be seen, the dead fingers contributed significant detail to the temperature distributions along the center of the die.
We used this strategy of defining the power transistor in terms of its constituent electromagnetic, thermal, and nonlinear electronic component parts, to investigate the relationships between the internal behaviors and the terminal performance of the transistor. We have called this strategy a multiphysics modeling methodology, as it directly couples the important physical environments that affect the operation of the device.
We apply the multiphysics modeling methodology to study the effects of changing only the gate bond-pad structure on the device performance. The bond-pad width has values of and m, as illustrated in Fig. 3 . For m, the bond-pad has discrete areas for the bond-wires to connect, whereas the m bond-pad is uniformly wide. A packaged device for each value of was measured in a load-pull test bench over a range of input power from 23 to 37 dBm at 2.14 GHz. Harmonic-balance simulations were performed over a range of source and load impedances to simulate load-pull of the packaged transistors.
In Sections II-A-II-D, we present the development of each constituent component of the packaged transistor and explain in detail how the multiphysics model is constructed.
A. Transistor Model Development
Our comprehensive model incorporates a measurement-based nonlinear electrothermal transistor model [19] , which was extracted from a 5.0-mm on-wafer transistor. A dense pattern of pulsed I-V and -parameter measurements are taken over the gate-drain voltage space of the transistor, bounded by the maximum drain current, breakdown voltage, and the maximum allowable power dissipation. The manifold structure and the extrinsic network are de-embedded to obtain -parameter data at the intrinsic model reference planes [20] . After converting to -parameters, the LDMOS transistor model current and charge state functions ( , , and ) can then be obtained by integration of the small-signal voltage-dependent parameters [14] . This integral formulation for determining the charges ensures a conservative charge formulation, essential for accurate prediction of low-level phase nonlinearity, and for convergence in time-domain simulations [14] , [21] .
In our model extraction process, we obtain charge data indexed by the intrinsic gate and drain voltages. These data are then approximated using artificial neural networks (ANNs), resulting in smooth and infinitely differentiable 2-D charge functions that are used directly in the model.
For the drain current, we use (1) [22, eq. (1)], as this analytical expression has been shown to fit accurately the current data in the near-threshold region. This is typically where the LDMOS power transistor is biased for power amplifier applications (1) where and are parameters that control the slope in the quadratic region and the transition to the linear region. The parameter allows the slope of the transconductance to be modified in the linear region, is the gate control function, and and are additional fitting parameters. The current in the subthreshold region and between the quadratic region is modeled with , where (2) and is the threshold voltage, controls the abruptness of the "turn-on" characteristic, is the gate-to-source voltage, and is the drain-to-source voltage. The effects of self-heating on the drain current are incorporated using a self-consistent electro-thermal model [23] . A straightforward method of including the thermal effects on the output current is to use a de-rating function on the drain current expression [14] , [24] , and it can be expressed as (3) where is the temperature, is the drain current measured at a reference temperature , is the thermal resistance, is the average of the dissipated power (4) and is the thermal capacitance. During a harmonic-balance simulation, the power dissipated as computed by the transistor model is passed to the thermal model. The temperature rise is then computed and it is then passed back to the transistor model. This process continues until convergence is reached.
Once the model has been extracted based upon the characterization data obtained from the 5.0-mm transistor, the model is scaled down to the 500-m unit-gate width. One such model is used to represent each gate finger of the transistor; this is our unitary transistor model.
B. Thermal Model Development
The thermal model for the entire packaged transistor is obtained through finite-element-based simulations using ANSYS. In these simulations, the bottom of the package flange is held at a constant temperature. All other surfaces are assumed to be adiabatic, and for simplicity, we neglected the heat-spreading effects of the metallization on the die, as well as convective and radiative cooling.
As reported in [25] , we demonstrate the accuracy of our finiteelement simulations by comparison with measurements of an LDMOS transistor biased under dc conditions to obtain 4.8 W of dissipated power. In this example, the transistor had a total gate width of 4.8 mm, 600-m unit-gate width, 30-m source-drain pitch, is built on an approximately 80-m-thick silicon substrate, and is mounted on top of a 730-m-thick copper carrier. Simulations of the same device were performed and plots of the temperature profiles across the transistor are shown in Fig. 4 . The measurements are performed using a QFI InfraScope II system outfitted with a 15 magnification lens resulting in a spot size of 1.6 m.
Using the finite-element method, we generate the thermal resistance matrix for the packaged transistor by turning on an incident heat-flux at each finger and then examining the temperature over the whole die, and measuring the temperature at all other fingers. We proceed by exciting each finger in order, until the full thermal resistance matrix is obtained [6] . The temperature for a given finger is defined by averaging the temperature by integration over the finger area. Since the material properties change with temperature, we are careful to perform these single source simulations at temperatures close to those expected in the solution [26] . The thermal resistance matrix for the devices under study has 204 ports, each port being connected to the thermal node of the electro-thermal transistor model, and is written as a Touchstone file for easy inclusion in the circuit simulator. 
C. Electromagnetic Simulations
The electromagnetic environment seen by the device plays an important role in its terminal behavior, as will be shown later. This electromagnetic environment includes the on-die metallization of the transistor-the bond pads, the gate and drain metallization structures-and the package and bond-wires that connect the device to the outside world. The metallization structure is simulated using a planar electromagnetic simulator, where the substrate definition has been carefully determined beforehand using transmission line measurements made over the passive and active regions of the transistor [20] . This simulation has ports where the bond-wires connect to the bonding pads and ports where the gates and drains of each unitary transistor connect to the bonding pads. The resulting -parameter model has over 200 ports [13] . The package and bond-wires were simulated using a 3-D finite-element electromagnetic simulation, yielding a multiport -parameter model [27] . This model has two ports representing the connections of the complete device to the external circuit, and ports at the ends of each of the gate and drain bond-wires. These two multiport -parameter models are connected in cascade and enable us to include the model of the electromagnetic environment in a simple manner.
D. Model Integration-Enabling Multiphysics
Our multiphysics model couples together models of the electromagnetic environment of the transistor, that is the electromagnetic simulations of the package and die metallization, a thermal model of the die, and nonlinear electrothermal models representing each gate finger in the large LDMOS FET die. The constituent component models are generated independently as described in the preceding subsections.
Following [6] , the gate and drain of each of the 204 unitary transistor models is connected to the appropriate ports of -parameter matrix representing the bond-pad metallizations. The thermal resistance matrix is included through a 204-port (one port for each unitary transistor) impedance matrix. The dissipated power from each unitary transistor model is computed and is provided to the thermal model, which, in turn, provides the temperature increase resulting from the dissipated power and the thermal coupling with the other unitary transistors. Finally, the model for the 102-mm LDMOS die is connected to the ports of the -parameter matrix representing the package and bonding wires.
A schematic representation of the connections of the various models is shown in Fig. 5 . In a harmonic-balance simulation, each finger is simulated individually, and by monitoring the voltage and currents at each node in the circuit, we obtain the temperature distribution and we can compute the performance of each unitary transistor. Simulations of the packaged transistor performance for changes in frequency, impedance terminations, or ambient temperatures are readily made. Modifications to the gate bond-pad metallizations are incorporated by changing only the appropriate -parameter file.
III. RESULTS
A. Measurement Setup
The high output power capability of the packaged transistor is achieved by connecting the 204 unitary transistors in parallel. As a result, the input and output impedances that need to be presented to the transistor for optimal operation are very low. Obtaining repeatable load-pull measurements on transistors with very low impedance using mechanical tuners based on 50-slotted transmission lines is very difficult. To overcome the limitations posed by mechanical tuners, pre-matching networks are used to transform the tuner impedances to lower values [28] - [30] .
In our test-fixture, a 10:1 transformer, having a 20-dB return loss or better over the frequency range 1.5-3.5 GHz was placed between the tuner and the packaged transistor. The testfixture was characterized using thru-line-reflect (TRL) calibrations for load-pull fixtures [29] and the resulting -parameters were de-embedded from the measurements.
A photograph of the test-fixture is shown in Fig. 6 , where the microstrip transformers, bias networks, and the 7-mm-to-microstrip connectors are indicated. A thermocouple is mounted through a small hole, approximately 250 m in diameter, directly beneath the package. The thermocouple monitors the temperature at the backside of the package flange during a load-pull measurement. The temperature rise is computed from the difference between the temperature at the top surface, obtained from infrared (IR) microscopy, and the temperature measured using the thermocouple.
B. Two-Port Results
The measured and simulated power-added efficiency (PAE) as a function of the input power for the three different gate bond-pad layouts ( m) are shown in Fig. 7 . For each measurement and simulation, the load is conjugately matched for maximum efficiency and the source is matched when the transistor is operating at . The uniform bond-pad, m, has approximately 20% higher PAE than the discrete-like bond-pad, m. The overall shapes of the curves and the maximum efficiency values are well predicted, although there is a systematic discrepancy between the measured and simulated data. This difference is indicative of a slightly different source match between the measured and simulated results. Although we have used pre-matching transformers, the mechanical tuners are lossy and have finite steps unlike the continuously variable impedances available during a load-pull simulation. The slightly lower peak efficiencies predicted by the models indicate an increased loss present in the model over that of the measured devices. While not shown here, the agreement between other measured and simulated parameters such as gain and output power are broadly similar. The observed differences do not affect the overall predictive performance of this modeling technique in terms of illustrating the important internal behaviors of the device, as will be demonstrated in Section IV.
C. Temperature Distributions
While our proposed simulation methodology reports voltages and currents at all of the internal nodes, it is very difficult to verify directly the distributed behavior. Passive and electro-optic field probing methods are an attractive option [31] - [33] . Unfortunately, the construction of the transistor and the closely spaced bond-wires between the gate and the drain prevent standard probes from being lowered close enough to the transistor for sufficient resolution of the fields. To verify the distributed behavior, we turn to IR microscopy [34] and compare the measured and simulated temperature rise across the center of the die. The packaged transistors were mounted in a test-fixture and excited at approximately 23-dBm input power. The resulting temperature distributions for two of the manifold cases are shown in Fig. 8 . The expected broad "upside-down U-shape" temperature distribution is seen for the uniform bond-pad device [25] , but for the device with the discrete bond-pads, an interesting triple-peaked distribution is observed.
The simulations are able to reproduce the same behavior seen in measurements for both manifolds, as shown in Figs. 9 and 10 . The dead finger locations can also be identified as low-temperature regions along the transistor die.
The differences between the simulations and measurements are because the IR measurement reports the peak temperature in the middle of each 500-m finger. The simulation uses the thermal resistance matrix that was obtained by averaging the temperature over the unit gate width. The averaging effect of the 1.6-m spot size from the IR camera additionally complicates the comparison. It is important to note that the same thermal model is used to compute the temperature rise in Figs. 9 and 10, where only the gate bond-pad layout has been changed.
IV. SPATIALLY DISTRIBUTED PERFORMANCE
In our simulations, the voltages and currents are available for the dc, fundamental, and all the harmonics specified in the circuit simulation, and at every node of interest in the large circuit. Specifically, during the simulation of these packaged transistors (comprising 204 unitary transistors), we collect voltages and currents from the unitary transistors, the edges of the package, the end of the wires, and both sides of the manifolds, as illustrated in Fig. 2 : this amounts to over 1000 nodes. For a harmonic-balance simulation swept over 15 input powers and including three harmonics, this yields a 2-MB text file containing all of the voltages and currents.
With this information, we compute the performance of each unitary transistor and plot the data as a function of transistor position along the width of the bond-pad. In Fig. 11 , we plot the drain efficiency as a function of the input power and the location of each pair of transistors connected to the drain bond-pad. For the device with the uniform gate bond-pad, m, the efficiency exhibits double peaks with a drop in efficiency at the center of the die. For the device with the discrete bond-pad, m, the drain efficiency surface is remarkably different, with the center of the die exhibiting negative efficiency, as shown in Fig. 12 . The center of the die is not generating power as expected, but is, in fact, dissipating power.
Using the voltages and currents from the harmonic-balance simulation, we constructed the time-domain waveforms for each pair of unitary transistors that connect to the drain bondpad. Using these waveforms, we plotted the dynamic load lines, over a range of input powers, for a pair of transistors at the end of the drain bond-pad and for another pair in the center, as shown in Fig. 13 . Although all unitary transistor models are identical, they are operating dramatically different from one another. This is a consequence of the interactive coupling between the transistor, thermal, and electromagnetic models as described in Section II.
In Figs. 14 and 15 , we have generated composite plots of the time-domain voltages, currents, and power loss for all 
V. TRANSISTOR PERFORMANCE ANALYSIS
The composite plots that show the gate voltage waveforms in Figs. 14 and 15 are surprisingly very different from one another. The maximum gate voltage for the die with m appears at the center of the die much later than it does at the edges. Since this voltage distribution controls the drain current for each individual transistor, the output current from the transistors in the center of the die is also retarded. The maximum gate voltage for the die with m excites practically all unitary transistors simultaneously and the drain current distribution is virtually in-phase across the width of the bond-pad. Note that the vertical lines showing no current are the locations of the nonfunctioning fingers, as described in Section II.
From the drain voltage and drain current surfaces, we can compute the dissipated power surface. The plots generated in Figs. 14 and 15, titled "Power Loss," were computed by taking the product of the instantaneous drain current and drain voltage waveforms. To show only the loss, the values of positive power generation were set to zero, and these are represented by the black regions. The total area of the black region is dictated by the conduction angle of each unitary transistor and the amount of overlap between the current and voltage waveforms. A transistor exhibiting 100% efficiency would be represented by an entirely black plot.
Computed powerloss plots for each device show dissipation in the center of the die. This is the reason for the drop in the drain efficiency in the center of the die for the device with the uniform bond-pad and for the huge drop in efficiency for the device with the discrete bond-pad. In fact, for the device with discrete bond-pads, the drain voltage and current surfaces are sufficiently aligned that the center of the transistor is operating as an active resistor. The delayed voltage distribution in the center of the large transistor is a result of the distributed electromagnetic effects from the discrete gate bond-pads in combination with the bond-wires and package, as noted in [7] .
In Fig. 18 , plots of the voltages applied to gates of the unitary transistors as a function of position along the gate bond-pads are shown. For the device with the discrete bond-pad, the applied gate voltage in the center of the die is much lower than at the ends. This plot shows the voltages at a single instant in time; it represents a single horizontal line on the plots of gate voltage as a function of time and position, as shown in Figs. 14 and 15 . If the data traces in Fig. 18 are animated as a function of time, we can show that for the device with the discrete bond-pads, the voltage applied to the unitary transistors in the center of the die is considerably delayed, compared with the voltage applied at the edges.
To investigate the origins for the retarded gate voltage due to the discrete bond-pad, we used Sonnet's commercially available em planar electromagnetic simulator and emvu to plot the current distributions. The large-signal currents on the bond-pads can be generated once the nonlinear circuit simulation is completed. The voltages obtained from the harmonic-balance simulation, at every node connected to the bond-pad, are exported and applied to all of the ports in emvu [35] . The resulting current distribution is the in situ current seen on the manifold while the packaged transistor is in large-signal operation. In Fig. 19 , we plot the current for the fundamental frequency, 2.14 GHz for both manifolds, and each plot is on the same current density scale.
For the packaged transistor with the discrete bond-pad, large currents flow in the thin metal connecting the discrete bondpads and along the gates of the unitary transistors, as seen in Fig. 19 . These transverse currents take time to propagate and the time delay causes the unitary transistors located in the center of the die to conduct later than those at the edges of the die. For the packaged transistor with a uniform gate manifold, minimal transverse currents are observed and there is significantly less voltage variation across the gates of the unitary transistors.
VI. CONCLUSION
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